Tennessee Technological University

ECE 4120 – Fundamentals of Computer Design

Department of Electrical and Computer Engineering

Written By: Josh Adair, Cameron Dempsey, Brantlee Garland, Hunter Goodson, and Randy Wilhoite

Phase One: Instruction Fetch Unit

**Table of Contents**

Modified Block Diagram ………………………………………………………………………………………………………………………… x

Phase One Objectives ……………………………………………………………………………………………………………………………. x

VHDL Implementation Elaboration ……………………………………………………………………………………………………….. x

Synthesis Results ………………………………………………………………………………………………………………………………….. x

Test Bench Elaboration …………………………………………………………………………………………………………………………. x

Waveform Elaboration …………………………………………………………………………………………………………………………. x

Time Quest Timing Analyzation …………………………………………………………………………………………………………….. x

Phase One Conclusion …………………………………………………………………………………………………………………………… x

**Modified Block Diagram:**

**Phase One Objectives:**

**VHDL Implementation Elaboration:**

**Synthesis Results:**

**Test Bench Elaboration:**

**Waveform Elaboration:**

**Time Quest Timing Analyzation:**

**Phase One Conclusion:**